

1/13

	<i>instruction 1</i>	<i>instruction 2</i>
0	<i>add</i>	<i>nop</i>
2	<i>nop</i>	<i>mpy</i>
4	<i>nop</i>	<i>load</i>

Fig. 1(A)

before compaction

0	<i>add</i>
1	<i>nop</i>
2	<i>nop</i>
3	<i>mpy</i>
4	<i>nop</i>
5	<i>load</i>

Fig. 1(B)

after compaction

0	100101	key
1	<i>add</i>	
2	<i>mpy</i>	
3	<i>load</i>	

Fig. 1(C)

2/13




Fig.2

3/13




Fig. 3

4/13




Fig.4




Fig.5

5/13





Fig.6

(no of bits) → 1 5 approx 32



CT

Fig.7




Fig.9

6/13




Fig. 8

7/13

loop:

-	I1	I2	-
loop 8, r1	-	-	-
I3	I4	-	-
-	I5	-	I6
-	I7	-	-
I8	I9	-	-
-	I10	-	I11
-	-	-	I12
-	I13	I14	-
I15	-	I16	-
-	I17	-	I18
I19	-	-	I20

VCS1

1000	2000
key1	2004
I1	2008
I2	200c
loop 8, r1	2010
I3	2014
I4	2018
I5	201c
I6	2020
1040	2024
key2	2028
I7	202c
I8	2030
I9	2034
I10	2038
I11	203c
I12	2040
1080	2044
key3	2048
I13	204c
I14	2050
I15	2054
I16	2058
I17	205c
I18	2060
I19	2064
I20	2068

VCS2

VCS3

Fig. 10

Fig. 11

8/13






Fig.12




Fig.13

9/13





Fig. 14






Fig. 15


10/13



148

PC	2044
VPC	1080
LVPC	1020
CC	8
IC	42
LSIZE	8
LCNT	2
LPC	2000

Fig.16




148

PC	2000
VPC	1020
LVPC	1020
CC	8
IC	41
LSIZE	8
LCNT	8
LPC	2000

Fig.17


11/13



148

PC	2000
VPC	1020
LVPC	1020
CC	7
IC	41
LSIZE	8
LCNT	8
LPC	2000

Fig. 18




148

PC	2000
VPC	1020
LVPC	1020
CC	7
IC	41
LSIZE	8
LCNT	8
LPC	2000

Fig. 19

12/13



The diagram shows a memory location at address 148. It contains a PC with the value 2000. Below the PC is a list of registers and their values:

PC	2000
VPC	1020
LVPC	1020
CC	7
IC	41
LSIZE	8
LCNT	8
LPC	2000

Fig.20

13/13




Fig.21